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Abstract
The presented paper deals with the development of robust control algorithm based on reflection vectors methodology. This
approach of controller design is guaranteeing stability, robustness and high performance. The presented method was successfully
tested for stable, unstable and strong oscillating processes and for systems with parametrical model uncertainty. The proposed
algorithm can be effectively realized using field-programmable gate array (FPGA) structure as it is shown in the case study –
the hardware realization using FPGA technology for DC motor. All presented simulations and co-simulations were realized in
MATLAB-Simulink.
© 2015 The Authors. Production and hosting by Elsevier B.V. on behalf of Electronics Research Institute (ERI). This is an open
access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
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1.  Introduction
During last ten years, development of robust control elementary principles and evolution of new robust control
methods for different model uncertainty types are visible. Based on theoretical assumptions, modeling and simulation
methods, an effective approach to the control of processes with strong and undefined uncertainties is designed. Such
uncertainties are typical for biotechnology processes, chemical plants, automobile industry, aviation, etc. For such
processes, it is necessary to design robust and practical algorithms which ensure the high performance and robust
stability using proposed mathematical techniques with respect the parametric and unmodeled uncertainties. Solution
to such problems is possible using robust predictive methods and “soft-techniques” which include fuzzy sets, neuron
networks and genetic algorithms.
Robust control is used to guarantee stability of plants with parameter changes. The robust controller design consists
of two steps:
∗ Corresponding author.
E-mail addresses: jan.ciganek@stuba.sk (J. Cigánek), michal.kocur@stuba.sk (M. Kocúr), stefan.kozak@stuba.sk ( ˇS. Kozák).
1 http://www.fei.stuba.sk.
Peer review under the responsibility of Electronics Research Institute (ERI).
http://dx.doi.org/10.1016/j.jesit.2015.11.004
2314-7172/© 2015 The Authors. Production and hosting by Elsevier B.V. on behalf of Electronics Research Institute (ERI). This is an open access
article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
•
•
s
f
m
O
r
a
i
s
t
e
(
p
2
o
c
p
s
o
V
aJ. Cigánek et al. / Journal of Electrical Systems and Information Technology 2 (2015) 328–337 329
 Analysis of parameter changes and their influence for closed-loop stability,
 Robust control synthesis.
There are two approaches for implementing control systems using digital technology. The first approach is based on
oftware which implies a memory-processor interaction. The memory holds the application program while the processor
etches, decodes, and executes the program instructions. Programmable logic controllers (PLCs), microcontrollers,
icroprocessors, digital signal processors (DSPs) and general purpose computers are tools for software implementation.
n the other hand, the second approach is based on hardware. Early hardware implementation is achieved by magnetic
elays extensively used in old industry automation systems. Then, it became achievable by means of digital logic gates
nd medium scale integration (MSI) components. When the system size and complexity increases, application specific
ntegrated circuits (ASICs) are utilized. The ASIC must be fabricated on a manufacturing line, a process that takes
everal months, before it can be used or even tested (Kozák, 2002; Kocúr, 2013). FPGAs are configurable ICs and used
o implement logic functions.
Today’s high-end FPGAs can hold several millions gates and have some significant advantages over ASICs. They
nsure ease of design, lower development costs, more product revenue and the opportunity to speed products to market
Viswanathan, 2005). At the same time, they are superior to software-based controllers as they are more compact,
ower-efficient, while adding high speed capabilities.
.  Problem  formulation
Let us consider the robust control synthesis of a scalar discrete-time control loop. The transfer function of the
riginal continuous-time system is described by the transfer function
GP (s) =
¯B(s)
¯A(s)e
−Ds =
¯bms
m + ¯bm−1sm−1 +  · · · + ¯b0
a¯nsn +  a¯n−1sn−1 +  · ·  · +  a¯0 e
−Ds (1)
The transfer function of (1) can be converted to its discrete-time counterpart
GP (z−1) = b0 +  b1z
−1 +  ·  · ·  +  bnz−n
1 +  a1z−1 +  ·  · ·  +  anz−n z
−d (2)
For (2) a discrete-time controller is to be designed in form
GR(z) = q0 +  q1z
−1 +  · · · +  qυz−υ
1 +  p1z−1 +  · · ·  +  pμz−μ =
Q(z)
P(z) =
U(z)
E(z) (3)
The corresponding closed-loop characteristic equation is
1 +  GP (z−1)GR(z−1) =  0 (4)
Substituting (3) and (2) in (4), after a simple manipulation yield the characteristic equation
1 +  GPGR =  (1 +  p1z−1 +  · · ·  +  pμz−μ)(1 +  a1z−1 +  · · ·  +  anz−n) +  (q0 +  q1z−1 +  ·  ·  ·
+ qυz−υ)(b1z−1 +  · · ·  +  bnz−n)z−d =  0 (5)
Unknown coefficients of the discrete controller can be designed using various methods. In this paper, a robust
ontroller design method based on reflection vectors is used.
The pole assignment problem is as follows: find a controller GR(z) such that C(z) = e(z) where e(z) is a given (target)
olynomial of degree k. It is known (Keel and Bhattachayya, 1999) that, when μ = n  −  1, the above problem has a
olution for arbitrary e(z) whenever the plant has no common pole-zero pairs. In general, for μ  < n  −  1 exact attainment
f a desired target polynomial e(z) is impossible.
Let us relax the requirement of attaining the target polynomial e(z) exactly and enlarge the target region to a polytope
 in the polynomial space containing the point e representing the desired closed-loop characteristic polynomial. Without
ny restriction we can assume that an = p0 = 1 and deal with monic polynomials C(z), i.e., α = 1.
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Let us introduce the stability measure as ρ  = cTc, where
c  =  S−1C  (6)
and S is a matrix of dimensions (n  + μ  + 1) ×  (n  + μ  + 1) representing vertices of the target polytope V. For monic
polynomials holds
k+1∑
i=1
ci =  1 (7)
where k = n + μ. If all coefficients are positive, i.e., ci > 0, i = 1, .  .  ., k  + 1, then the point C  is placed inside the polytope
V.
The minimum ρ  is attained if
c1 =  c2 =  · ·  · =  ck+1 = 1
k  +  1 (8)
Then the point C  is placed in center of the polytope V. In matrix form, we have
C  =  Gx  (9)
where G  is the Sylvester matrix of the plant (Cigánek and Kozák, 2010) with dimensions (n  + μ  + d + 1) ×  (μ  + υ + 2)
and x is the (μ  + υ  + 2)-vector of controller parameters: x  = [pμ, .  .  ., p1, 1, qυ, . .  ., q0]T.
Now, we can formulate the following control design problem: find a discrete controller, where the closed-loop
characteristic polynomial C(z) is placed:
a) In a stable target polytope V, C(z) ∈ V  (to guarantee stability),
b) As close as possible to a target polynomial e(z), e(z) ∈  V (to guarantee performance).
Let the polytope V  denote the (k  + 1) ×  N  matrix composed of coefficient vectors vj, j  = 1, .  . ., N  corresponding to
vertices of the polytope V  (Nurges, 2006).
Then we can formulate the above controller design problem as an optimization task: find x  that minimizes the cost
function
J1 =  min
x
xTGTGx  −  2eTGx  =  min
x
‖Gx  −  e‖2 (10)
subject to the linear constraints
Gx  =  Vw(x),  (11)
wj(x) >  0,  j  =  1,  ...,  N,  (12)
∑
j
wj(x) =  1.  (13)
Here, w(x) is the vector of weights of the polytope V  vertices to obtain the point C  = Gx. Fulfillment of the latter
two constraints (12) and (13) guarantees that the point C is indeed located inside the polytope V. Then, finding the
robust pole-placement controller coefficients represents an optimization problem that can be solved using the Matlab
Toolbox OPTIM (quadprog) with constraints.
Generally J1 is a kind of distance to the center of the target polytope V. It is better to use another criterion J2, which
measures the distance to the Schur polynomial E(z):
J2 =  (C  −  E)T (C  −  E) =  (Gx  −  E)T (Gx  −  E).  (14)
It is possible to use the weighted combination of J1 and J2
J  =  (1 −  α)J1 +  αJ2, 0 ≤  α  ≤  1 (15)
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nd to solve the following quadratic programming task:
J  =  min
x
{xTGT [(1 −  α)(SST )−1 +  αIk+1]Gx  −  2αETGx},  S−1Gx  <  0.  (16)
Assume the discrete robust controller design task with parametrical uncertainties in system description. Let us also
ssume that coefficients of the discrete-time system transfer functions an, .  . ., a1 and bn, .  . ., b1 are placed in polytope
 with the vertices dj =  [ajn,  . .  .aj1,  bjn, .  . ., bj1]:
W  =  conv{dj,  j  =  1,  ...,  M}  (17)
As (9) is linear in system parameters, it is possible to claim  that for arbitrary vector of the controller coefficients x
s the vector of the characteristic polynomial coefficients C(z) placed in the polytope A  with vertices a1, . .  ., aM:
A  =  conv{aj,  j  =  1,  ...,  M}  (18)
here aj = Djx and Dj is the Sylvester matrix of dimensions (n  + μ + d  + 1) ×  (μ  + υ  + 2), composed of vertices set d j,
s in case of the exact model (9).
.1.  Stable  region  computation  via  reﬂection  coefﬁcients
Polynomials are usually specified by their coefficients or roots. They can be characterized also by their reflection
oefficients using Schur–Cohn recursion.
Let Ck(z−1) be a monic polynomial of degree k with real coefficients ci ∈  R, i = 0, . .  ., k
C(z−1) =  1 +  c1z−1 +  · ·  · +  ckz−k (19)
Reciprocal polynomial C∗k (z−1) of the polynomial Ck(z−1) is defined in Diaz-Barrero and Egozcue (2004) as follows
C∗k (z−1) =  ck +  ck−1z−1 +  · ·  · +  c1z−k+1 +  z−k (20)
Reflection coefficients ri, i = 1, .  . ., k, can be obtained from the polynomial Ck(z−1) using backward Levinson
ecursion (Picinbono and Bendir, 1986)
z−1Ci−1(z−1) = 11 − ∣∣r2i
∣∣ [Ci(z
−1) −  riC∗i (z−1)] (21)
here ri = −  ci and ci is the last coefficient of Ci(z−1) of degree i. From (21) we obtain in a straightforward way:
Ci(z−1) =  z−1Ci−1(z−1) +  riC∗i−1(z−1).  (22)
Expressions for polynomial coefficients Ci−1(z−1) and Ci(z−1) result from Eqs. (22) and (23):
Ci−1(z−1) = 11 − ∣∣r2i
∣∣
⎡
⎣
i−1∑
j=0
(ci,j+1 −  rici,i−j−1)z−j
⎤
⎦ (23)
Ci(z−1) =
i∑
j=0
(ci−1,j−1 +  rici−1,i−j−1)z−j.  (24)
The reflection coefficients ri are also known as Schur–Szegö parameters (Diaz-Barrero and Egozcue, 2004), partial
orrelation coefficients (Kay, 1988) or k-parameters (Oppenheim and Schaffer, 1989). Presented forms and structures
ere effectively used in many applications of signal processing (Oppenheim and Schaffer, 1989) and system identi-
cation (Kay, 1988). A complete characterization and classification of polynomials using their reflection coefficientsnstead of roots (zeros) of polynomials is given in (Diaz-Barrero and Egozcue, 2004).
The main advantage of using reflection coefficients is that the transformation from reflection to polynomial
oefficients is very simple. Indeed, according to (22) and (24), polynomial coefficients ci depend multilinearly on
he reflection coefficients ri. If the coefficients ci ∈ R  are real, then also the reflection coefficients ri ∈ R are real.
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Transformation from reflection coefficients ri, i  = 1, .  .  ., k, to polynomial coefficients ci, i  = 1, . .  ., k, is as follows
ci =  c(k)i ,
c
(i)
i =  −ri,
c
(i)
j =  c(i−1)j −  ric(i−1)i−j
i =  1,  .  . ., k; j  =  1,  . .  ., i  −  1
(25)
Lemma  1.  A  linear  discrete-time  dynamic  system  is  stable  if  its  characteristic  polynomial  is  Schur  stable,  i.e.,  if  all
its poles  lie  inside  the  unit  circle.
The stability criterion in terms of reflection coefficients is as follows (Diaz-Barrero and Egozcue, 2004).
Lemma 2.  A  polynomial  C(z−1)  has  all  its  roots  inside  the  unit  disk  if  and  only  if  |ri| <  1,  i  = 1,  .  . ., k.
A polynomial C(z−1) lies on the stability boundary if some ri = ±1, i = 1, . .  ., k.  For monic Schur polynomials, there
is a one-to-one correspondence between C  = [ck, . . ., c1]T and r = [r1, . . ., rk]T.
Stability region in the reflection coefficient space is simply the k-dimensional unit hypercube R  = {ri ∈  (−1, 1),
i = 1, . . ., k}  . The stability region in the polynomial coefficient space can be found starting from the hypercube R
(Nurges, 2005).
2.2.  Stable  polytope  of  reﬂection  vectors
It will be shown that, for a family of polynomials the linear cover of the so-called reflection vectors is Schur stable.
Deﬁnition 1.  The reflection vectors of a Schur stable monic polynomial C(z−1) are defined as the points on stability
boundary in polynomial coefficient space generated by changing a single reflection coefficient ri of the polynomial
C(z−1).
Let us denote the positive reflection vectors of C(z−1) as v+i (C) =  (C |ri =  1),  i =  1,  .  . ., k,  and the negative
reflection vectors of C(z−1) as v−i (C) =  (C |ri =  −1),  i  =  1,  .  . ., k.
The following assertions hold:
1. Every Schur polynomial has 2k  reflection vectors v+i (C) and v−i (C),  i =  1,  . .  ., k;
2. All reflection vectors lie on the stability boundary (rvi =  ±1);
3. The line segments between reflection vectors v+i (C) and v−i (C) are Schur stable.
In the following theorem a family of stable polynomials is defined such that the polytope generated by reflection
vectors of these polynomials is stable (Nurges, 2006).
Theorem 1.  Consider  rC1 ∈ (−1,  1),  rCk ∈  (−1,  1) and  rC2 =  · · ·  =  rCk−1 =  0.  Then  the  inner  points  of  the  polytope
V(C) generated  by  the  reﬂection  vectors  of  the  point  C
V  (C) =  conv{v±i (C),  i  =  1,  . . ., k} (26)
are  Schur  stable.2.3.  Robust  controller  design
A robust controller is to be designed such that the closed-loop characteristic polynomial is placed in the stable
polytope (linear cover) of reflection vectors. It means that the following problems have to be solved:
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. Choice of initial polynomial C(z−1) for generating the polytope V(C),
. Choice of k  + 1 most suitable vertices of V(C) to build a target simplex S,
. Choice of a target polynomial E(z−1).
In the following section some “thumb rules” are given for choosing a stable target simplex S.
To choose k  + 1 vertices of the target simplex S  we use the well known fact that poles with positive real parts are
referred to those with negative ones (Ackermann, 1993). The positive reflection vectors v+i (C) with i odd and negative
eflection vectors v−i (C) with i  even are chosen yielding k vertices. The (k  + 1)th vertex of the target simplex S is chosen
s the mean of the remaining reflection vectors.
The target polynomial E(z−1) of order k  is reasonable to be chosen inside the stable polytope of reflection vectors
(C). A common choice is E(z−1) = C(z−1).
For higher-order polynomials, the size of the target simplex S  is considerably less than the volume of the polytope
f reflection vectors V. That is why the above quadratic programming method with a preselected target simplex S
orks only if uncertainties are sufficiently small. Otherwise, it is reasonable to use some search procedure to find a
obust controller such that the polytope of closed-loop characteristic polynomial is placed inside the stable polytope
f reflection vectors V(C).
.  Implementation  of  control  algorithm
The digital form of the controller can be obtained from (3). Recursive form of control algorithm is expressed by the
ollowing equation:
u(k) =  q1e(k  −  1) +  q2e(k  −  2) −  p1u(k  −  1) −  p2u(k  −  2) (27)
For implementation of control algorithm (27) for FPGA is necessary to decompose equation into simple arithmetic
perations:
e(k) =  w(k) −  y(k)
q1e−1 =  q1 ∗  e(k  −  1)
q2e−2 =  q2 ∗  e(k  −  2)
p1u−1 =  p1 ∗ u(k  −  1)
p2u−2 =  p2 ∗  u(k  −  2)
s1 =  q1e−1 +  q2e−2
s2 =  p1u−1 +  p2u−2
s3 =  s1 −  s2
(28)
Control output u  must be bounded in the range from umin to umax.
u(k) =
umax →  if  (s3 >  umax)
s3 →  if  (umin ≤  s3 ≤  umax)
umin →  if  (s3 <  umin)
(29)
In this case, the parallel design of control algorithm is used, which means that each of the operation has its own
rithmetic unit, either accumulator or multiplier. Parallel design is shown in Fig. 1.
Each sampling period is loaded the motor system output y(k) from the input in. Control error e(k) is computed in sub
lock where the signal y(k) is subtracted from w(k). Signal e(k) is held in the registry REG1  for one sampling period.
egister REG1  output signal is thus e(k  −  1). In the same manner, e(k  −  2), u(k  −  1) and u(k  −  2) are recorded at REG2,
EG3 and REG4  by latching e(k  −  1), u(k) and u(k  −  1) respectively. For multiplication, they are using digital signal
rocessor (DSP) cores in FPGA chip. Results of multiplications are counted in to control output. This control output
s then bounded in the range from −12 V to 12 V.
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Fig. 1. Parallel design of the control algorithm.Fig. 2. Fixed-point control output.
Inputs w  and y  are represented with rpm (revolutions per minute). Input range is −2048 to 2047 rpm, because of
the 12-bit signed data type. Output of the controller is represented with volts. In signed binary representations the
maximum control output is 12(10) V = 01100(2) and the minimum is −  12(10) V = 10100(2). We can write this range into
5 bits. Real numbers are useful for better quantization of the control output. For implementation of the real numbers
it has been used fixed point arithmetic (Bishop, 2006). As we can see in Fig. 2 first (MSB) bit of output vectors is
reserved for a sign. Next four bits are reserved for the integer part and last seven bits are used for the fractional part.
Fixed point arithmetic is applied throughout the control algorithm. In designing this algorithm, the fixed-point
arithmetic range rules must be respected. The data widths in the fixed-point arithmetic were designed that there is no
possibility of an overflow. For example, the result of summation or subtraction of two 12-bit vectors has range 13-bit.
In the case of parallel design of control algorithm, the control output after last summation (resp. subtraction) has
range 40-bit (16-bit for fractional part). It must be used a bounder block to ensure of range (−12 V to 12 V) for 12-bit.
Bounder is the value limitation logic that keeps the output in the defined range. Bounded signal is latched at register
REG3, thus becomes u(k  −  1) of next cycle. In this way the anti-windup protection is also ensured.
Before the hardware implementation the control algorithm is verified of software Matlab-Simulink. System generator
toolbox ensures that between the blocks gateway in and gateway out algorithm performs as it was implemented on
FPGA. We proposed decomposed control algorithm to be consisted of Xilinx blocks (Fig. 3). In this step we determined
the minimum widths of the internal signals. For the implementation of decimals numbers it has been used fixed point
arithmetic.Based on the successful verification of the Xilinx blocks algorithm we created the VHDL code which is used in the
resulting hardware solutions (Xilinx, 2012). The VHDL code we have developed in Xilinx ISE Design Suite. For the
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Fig. 3. Schematic of control circuit using Xilinx blocks.
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Fig. 4. Time response of outputs and reference variable under robust controller.
mplementation of fixed point arithmetic in VHDL code there is used library (ieee proposed.fixed pkg). Simulation of
HDL code is possible using Xilinx black box block. Simulation results are in Fig. 4.
.  Case  study
Consider a DC system described by the first order nominal transfer function
GP (s) = B(s)
A(s)e
−Ds = K
T1s  +  1e
−Ds = 153.4
0.07392s  + 1e
−0.01s (30)
here coefficients K, T1 are varying in uncertainty intervals K  ∈ 〈150; 160〉, T1 ∈ 〈0.070; 0.078〉
Consider the nominal continuous-time transfer function which is converted to the discrete-time form with the
ampling period T = 0.01 s:
Gp(z−1) = 19.41.z
−2
1 −  0.8735z−1 (31)
The main task is to design a robust discrete-time controller (3), with polynomial degrees υ = 1, μ = 2.
From the transfer function (31) and matrix form of (9) we can obtain:
C  =
⎡
⎢⎢⎢⎢⎢⎣
0 0 0 19.4097 0
−0.8735 0 0 0 19.4097
1 −0.8735 0 0 0
0 1 −0.8735 0 0
0 0 1 0 0
⎤
⎥⎥⎥⎥⎥⎦
⎡
⎢⎢⎢⎢⎢⎢⎢⎣
p2
p1
1
q1
q0
⎤
⎥⎥⎥⎥⎥⎥⎥⎦
−1Let us choose the initial polynomial C(z ) for generating the polytope V(C) as follows
C(z) =  1 +  0.1z−1 (32)
ith reflection coefficients r1 = −0.1, r2 = r3 = r4 = 0.
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Now, we can find the reflection vectors vi(C) of the initial polynomial C(z−1) leading to the matrix form of the
target simplex S (vertex polynomial coefficients)
S  =
⎡
⎢⎢⎢⎢⎢⎣
−0.25 0 0.3 0.15 0.1
0 −0.7 −0.3 0.5 0
−0.25 0.5 0 −0.5 0.2
0.5 0 0.4 −0.4 0
1 1 1 1 1
⎤
⎥⎥⎥⎥⎥⎦
(33)
The discrete-time controller design task for the nominal transfer function (30) has been solved via quadratic
programming taking α  = 0.05 in the cost function J  (16).
For the selected target simplex S we have obtained the following discrete-time feedback controller
GFB(z−1) = Q(z
−1)
P(z−1) =
0.03145 +  0.01117z−1
1 +  0.9311z−1 +  0.6679z−2 (34)
and the control law is expressed in recursive form
u2(k) =  −0.931u2(k  −  1) −  0.668u2(k  −  2) +  0.0315y(k) +  0.0112y(k  −  1) (35)
Corresponding closed-loop step response under the feedback controller (34) and feed-forward controller
GFF(z−1) = S(z−1)/P(z−1) = 2 is in Fig. 5.
For verification of the FGPA implementation of the digital controller we realized a practical experiment. In simulation
with Xilinx blocks we made step of reference signal at 0.01 s.
The same controller (31) was used also for hardware realization to control real DC-motor. The graphical results are
shown in Fig. 5.
5.  Conclusion
The presented paper deals with the new approach of robust controller design using the reflection vectors techniques.
The control structure consists of feed-forward and feedback part. Proposed algorithm was tested using FPGA technology
for DC motor. The illustrative example was solved using quadratic programming for suitably defined performance
function. The obtained results demonstrate very effective applicability of the theoretical principles for process control
with parametrical model uncertainty. Digital controller was successfully implemented and hardware realized on Artix-7
FPGA board. FPGA structure is very suitable for high speed processes.
In proposed paper were presented the basic necessary principles how to realize and to modify existing digital robust
control algorithms. The option of co-simulation can be useful to accelerate simulation of advanced control algorithms.
In results comparison of control simulation and hardware realization on DC motor were obtained following facts.
The closed control loop in simulation offered higher quality, i.e. lower overshoot and shorter control time. One of the
reasons of this difference could be non-accurate process identification by acceptation of the first order.
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